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(57) ABSTRACT 
An event-driven X-ray CCD imager device uses a floating- 
gate amplifier or other non-destructive readout device to 
non-destructively sense a charge level in a charge packet 
associated with a pixel. The output of the floating-gate 
amplifier is used to identify each pixel that has a charge level 
above a predetermined threshold. If the charge level is above 
a predetermined threshold the charge in the triggering charge 
packet and in the charge packets from neighboring pixels 
need to be measured accurately. A charge delay register is 
included in the event-driven X-ray CCD imager device to 
enable recovery of the charge packets from neighboring 
pixels for accurate measurement. When a charge packet 
reaches the end of the charge delay register, control logic 
either dumps the charge packet, or steers the charge packet 
to a charge FIFO to preserve it if the charge packet is 
determined to be a packet that needs accurate measurement. 
A floating-diffusion amplifier or other low-noise output 
stage device, which converts charge level to a voltage level 
with high precision, provides final measurement of the 
charge packets. The voltage level is eventually digitized by 
a high linearity ADC. 
30 Claims, 5 Drawing Sheets 
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EVENT-DRIVEN CHARGE-COUPLED 
DEVICE DESIGN AND APPLICATIONS 
depletion depth on the order of 0 .24 .5  pm, thereby render- 
ing the CMOS Active Pixel Sensors useless for X-ray 
THEREFOR spectroscopy. The shallow depletion depth could be 
addressed by increasing the substrate resistivity that in turn 
s would dramatically increase the CMOS Active Pixel Sen- 
PROVISIONAL APPLICATION sors' sensitivity to single-event upsets and latch-ups. 
However, this increase in sensitivity would present other 
problems when utilizing CMOS Active Pixel Sensors in the 
radiation environment Of a space borne instrument' 
CROSS-REFERENCE TO RELATED 
The present patent application claims priority under 35 
U.S.C. $119 from U.S. Provisional Patent Application Ser. 
No. 601365,382 filed on Mar. 18, 2002. The entire contents 
of U.S. Provisional Patent Application Ser. No. 601365,382 lo Second, the factor Of existing Active 
filed on Mar. 18,2002 are hereby incorporated by reference. Sensor designs is unacceptably low. This is true 
for the ever more popular CMOS Active Pixel Sensor 
designs with complicated pixel structure which are being 
used in order to improve some particular characteristics of a 
Third, the typical readout noise of CMOS Active Pixel 
Sensors is currently at least an order of magnitude higher 
than that of CCDs. High readout noise makes the current 
CMOS Active Pixel Sensor technology unacceptable for 
detection, Although a CMOS Active pixel sensor has 
CCDs that operate at high speeds and low Power with near been developed with a readout noise of 4.5 electrons, this 
unity quantum efficiency and exhibit low readout noise. CMOS Active pixel sensor works in the so called ((soft 
More particularly, the present invention is directed to X-ray reset" mode which implies a very slow recovery of the 
that have been optimized for measurements of X-ray output node voltage to the reset level. This very slow 
polarization, for application as focal planes for short focal 25 recovery of the output node voltage to the reset level is 
length, high resolution X-ray telescopes, and for extremely unacceptable for the continuous readout mode required for 
large format coded-aperture CCD cameras. Moreover, the 
present invention is directed to optical CCDs utilized in Fourth, every pixel of CMOS Active Pixel Sensor has its 
space surveillance from space satellites that require that a own amplifier with a different gain and offset, Individually 
sensor for examining a wide field filled with sparse star and 30 calibrating millions of pixels is extremely difficult, both 
experimentally and computationally, and secular variations satellite images and utilized as lightning detectors. 
in these calibrations will remain as unknown systematic 
errors in the data. CCDs have many fewer amplifiers, so 
accurate calibration is possible. 
astronomy, raw calibration data is used to 
SPace-based X-ray imaging spectroscopy as a result of the determine unknown parameters of a detector model. To do 
excePtionallY high quality of the devices currently in Pro- so, the penetration of X-rays into the device and the collec- 
duction. As the need for more information from space-based tion of the photoe~ectric charge must be modeled, 
X-ray imaging spectroscopy increases, there has been a Constructing an adequate model is not easy for a CCD, but 
trend for ever-larger CCD arrays. This has led to the 40 it is far difficult for a CMOS Active pixel sensor 
development of very large CCD arrays like the MIT Lincoln because the CMOS Active Pixel Sensor pixel structure is far 
Laboratory CCID-20 (2048x4098 pixels). However, the 
continuation of this trend towards even larger CCD arrays is suffer from: 
45 1) low pixel rates, which cause pileup in high throughout threatened by a number of technological factors. 
The most important factor is the rapid increase in power imaging spectrometers; 2) high detector cost, which nega- 
consumption on a system level as the number of Pixels and tively impacts the affordability of large focal planes; 3) near 
size of the Sensor arrays grow larger. This Power consump- cryogenic temperature operation, which negatively impacts 
tion consists of two main components: 1) power required for thermal system cost and the in ground testing; 4) high 
driving large Parallel gate capacitances and 2) the Power power consumption, which negatively impacts the cost of 
consumed in signal processing circuits. the satellite and the viewing angle constraints; and 5) 
In addition, large modem CCD arrays used in space-based dimensionally large pixels, which require relatively long 
X-ray imaging spectroscopy are more vulnerable to radia- focal length optics and negatively impact polarization sen- 
tion damage because charge has to be transferred over very sitivity. 
large distances (>5 cm) in silicon. Also, the large CCD array 55 Therefore, it is desirable to design an X-ray CCD array 
sizes lead to slower frame times, and therefore, degrade the device that can operate at high speeds and at low power (less 
time resolution of the integrated instrument. than that of conventional devices). It is also desirable to 
One conventional device developed to address the various design an X-ray CCD array device that can operate with near 
technological factors discussed above is the CMOS Active unity quantum efficiency and exhibit low readout noise. 
Pixel Sensor. Although CMOS Active Pixel Sensor charac- 60 Moreover, it is desirable to achieve these operational param- 
teristic features are: 1) extremely low power consumption; eters at near room temperature (-10' C.), rather than requir- 
2) random access; 3) extensive on chip signal processing; ing cryogenic temperatures (T--90" C. or less). 
and 4) intraPixe1 signal Processing; CMOS Active Pixel Furthermore, it is desirable to design an X-ray CCD array 
Sensors are not readily applicable to X-ray detection. device that is optimized for measurements of X-ray 
First, CMOS Active Pixel Sensors are implemented using 65 polarization, for application as focal planes for short focal 
CMOS technology where transistors are made in relatively length optics, high-resolution X-ray telescopes, and for 
heavily doped wells. This results in an extremely shallow extremely large format coded-aperture CCD cameras. 
GOVERNMENT RIGHTS NOTICE 
The present invention was made with government support 1~ sensor, such as readout or flat pattern noise, 
under Grant (Contract) Number, NASW-4690, awarded by 
NASA. The Government has certain rights to this invention. 
FIELD OF THE PRESENT INVENTION 
The present invention is directed to X-ray and optical 20 
operation, 
BACKGROUND OF THE PRESENT 
INVENTION 
X-ray CCDs have become the mainstream technology for 35 
complex, 
Moreover, conventional X-ray CCD 
US 6,917,041 B2 
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SUMMARY OF THE PRESENT INVENTION 
A first aspect of the present invention is an imaging 
apparatus. The imaging apparatus includes a CCD imager 
having a plurality of pixels, each pixel producing a charge 
packet having a charge level in proportional to a level of 
radiation incident thereupon; a charge detection circuit, 
operatively connected to the CCD imager, to detect when a 
charge packet associated with a pixel has a charge level that 
exceeds a predetermined threshold; and a conversion circuit 
to convert charge packets into voltage levels, the converted 
charge packets being associated with a subarray of pixels 
centered upon a pixel having a charge packet with a charge 
level that the charge detection circuit has detected as exceed- 
ing the predetermined threshold. 
A second aspect of the present invention is a method of 
imaging. The method produces a charge packet having a 
charge level in proportional to a level of radiation incident 
upon a pixel of a CCD imager having a plurality of pixels; 
detects when a charge level of a charge packet associated 
with a pixel exceeds a predetermined threshold; and con- 
verts charge packets into voltage levels, the converted 
charge packets being associated with a subarray of pixels 
centered upon a pixel having a charge packet with a charge 
level that has been detected as exceeding the predetermined 
threshold. 
A third aspect of the present invention is a method of 
finding of a centroid of several neighboring pixels that 
contain satellite image data using event driven imaging. The 
method produces a set of pixels of satellite image data, each 
pixel having a charge packet, the charge packet having a 
charge level in proportional to a level of radiation incident 
upon a pixel of a CCD imager; detects when the charge level 
of a charge packet associated with a pixel exceeds a prede- 
termined threshold; forms subarrays of pixels, each subarray 
of pixels being centered upon the pixel having a charge 
packet with a charge level exceeding the predetermined 
threshold; eliminates, from the produced set of pixels, pixels 
not associated with a formed subarray; and determines a 
centroid for each subarray of pixels. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The present invention may take form in various compo- 
nents and arrangements of components, and in various steps 
and arrangements of steps. The drawings are only for 
purposes of illustrating a preferred embodiment or embodi- 
ments and are not to be construed as limiting the present 
invention, wherein: 
FIG. 1 is a schematic illustration of a charge readout used 
in an event-driven CCD according to the concepts of the 
present invention; 
FIG. 2 is a schematic illustration of an event-driven CCD 
monolithic device organized in four sections according to 
the concepts of the present invention; 
FIG. 3 is a schematic overview of another embodiment of 
an event-driven CCD according to the concepts of the 
present invention; 
FIG. 4 is a schematic illustration of the charge readout 
used in the event-driven CCD of FIG. 3 according to the 
concepts of the present invention; 
FIG. 5 is a graphical illustration of a floating-diffusion 
amplifier utilized with respect to the various embodiments of 
the present invention; and 
FIG. 6 is a graphical illustration of a floating-gate ampli- 
fier utilized with respect to the various embodiments of the 
present invention. 
4 
DETAILED DESCRIPTION OF THE PRESENT 
INVENTION 
The present invention will be described in connection 
with specific embodiments; however, it will be understood 
that there is no intent to limit the present invention to the 
embodiments described herein. On the contrary, the intent is 
to cover all alternatives, modifications, and equivalents as 
may be included within the spirit and scope of the present 
invention as defined by the appended claims. 
For a general understanding of the present invention, 
reference is made to the drawings. In the drawings, like 
reference have been used throughout to designate identical 
or equivalent elements. It is also noted that the various 
drawings illustrating the present invention are not drawn to 
scale and that certain regions have been purposely drawn 
disproportionately so that the features and concepts of the 
present invention could be properly illustrated. 
As noted above, in conventional CCD detectors for 
satellite-borne cameras, the CCD readout is usually con- 
trolled by one set of electronics, while the actual detection 
of photons relies on software in dedicated microprocessors. 
This approach is rather wasteful of power, as the charge 
from every CCD pixel is digitized to high precision, 
although typically less than 0.1% of all pixels being pro- 
cessed by the digitizer contain useful information. The 
excessive use of power, in turn, limits the speed at which the 
pixels can be read out, as the dissipation of heat within the 
analog electronics becomes problematic. 
To address these problems, the present invention utilizes 
silicon X-ray sensors for use in high-energy astrophysics. 
According to the concepts of the present invention, the 
silicon X-ray sensor is an event driven X-ray CCD that is 
able to operate at high speeds, at low power, with near unity 
3s quantum efficiency, and exhibiting low readout noise (-1 to 
3 e- RMS). The event driven X-ray CCD of the present 
invention also is capable of achieving these performance 
levels at near room temperature (-10' C.), rather than 
requiring cryogenic temperatures (T--90" C. or less). 
Furthermore, the event driven X-ray CCD of the present 
invention utilizes a micron pixel X-ray CCD with 2 pmx2 
pm pixels, containing -10s-109 pixels per device and opti- 
mized for measurements of X-ray polarization, for applica- 
tion as focal planes for short focal length, high resolution 
4s X-ray telescopes, and for extremely large format coded- 
aperture CCD cameras. 
FIG. 1 illustrates one embodiment of an event driven 
X-ray CCD according to the concepts of the present inven- 
tion. As illustrated in FIG. 1, a frame storage buffer 10 
so receives image data in the form of charge packets from an 
imager (not shown). 
In a preferred embodiment of the present invention, the 
imager is partitioned into a predetermined number of imag- 
ing array areas. Each imaging array area has a corresponding 
5s frame storage buffer 10 to which each imaging array area 
executes a parallel transfer of its image data. In this pre- 
ferred embodiment, a 512x512 pixel imager is partitioned 
into four segments. The array dimensions enable the present 
invention to utilize existing 44-pin packages, so as to reduce 
60 costs. However, it is noted that a 1024x1024 array size could 
have been chosen. 
As noted above, photoelectrons or charge packets from 
the imaging array area are stored in the frame storage buffer 
10 and then transferred row by row to a serial register 20 for 
The readout process of the event driven X-ray CCD of the 
present invention uses two charge-sensing amplifiers. The 
lo 
20 
2s 
3o 
40 . 
65 serial readout. 
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first is a non-destructive readout device, preferably a 
floating-gate amplifier, which measures the charge of a pixel 
capacitively, and therefore non-destructively. The second is 
a low-noise output stage device, preferably a floating- 
diffusion amplifier, similar to those used with conventional 
X-ray CCDs. 
According to the concepts of the present invention, the 
charge of each pixel is measured by the floating-gate ampli- 
fier and compared to a programmable detection threshold: 
only those pixels exceeding the detection threshold (and 
their immediate neighbors) are later measured by the 
floating-diffusion amplifier. Since the first measurement 
does not need to be of high precision and is done 
capacitively, the first measurement takes very little power. 
Furthermore, since the second measurement, although a high 
precision measurement, is made upon only a small fraction 
of the CCD pixels, the second measurement takes very little 
packets synchronously. The charge FIFO buffer 50 functions 
analogously to a digital FIFO memory, allowing the present 
invention to transform a fast, “bursty”, low duty cycle 
sequence of charge packets into a slow, regular, high duty 
Since the output of the charge FIFO buffer 50 is 
synchronous, the pixels are read out even if there are no 
X-ray events present. These “empty” pixels provide a valu- 
able measurement of the output bias of a floating-diffusion 
At the end of the charge FIFO buffer 50, the floating- 
diffusion charge-sensing amplifier 60 carries out the final 
measurement of the charge packet. In the preferred embodi- 
ment of the present invention, this measurement is carried 
out on the CCD chip. The floating-diffusion charge-sensing 
amplifier 60 produces a voltage level with high precision 
based on the measured charge level of the charge packet. 
s cycle sequence. 
10 charge-sensing amplifier 60. 
power. 
With respect to FIG. 1, the first charge readout uses a A digitizing circuit 70, which utilizes a clamp, 
floating-gate charge-sensing amplifier 45. The floating-gate 2o deintegrate, integrate correlated double sampler and a high 
charge-sensing amplifier 45 senses the charge associated linearity ADC, completes the measurement. In the preferred 
with a pixel capacitively. In this way, the charge is not embodiment of the present invention, this measurement is 
actually transferred to the floating-gate charge-sensing carried out off the CCD chip. 
amplifier 45. Thus, the Present invention can noiselessly It is noted that the technology for fabricating the charge 
recover the charge packet for further processing. 2s FIFO buffer 50 is identical to that required for a conven- 
The output of the floating-gate charge-sensing amplifier tional MOS CCD serial register. The charge FIFO buffer 50 
45 drives a clampisample correlated double sampling circuit consists of two standard serial registers, connected by a 
40 whose sampler is simply a level discriminator. The simple charge transfer gate, with which the contents of the 
clampisample correlated double sampling circuit 40 identi- one serial register can be moved into the other. 
fies each pixel that has an associated charge level above a FIG. 2 illustrates another embodiment of an event driven 
predetermined or programmable detection threshold. Each X-ray CCD according to the concepts of the present inven- 
charge packet, regardless of its level, is stored in and clocked tion. h illustrated in FIG. 2, a CCD imager array 100 is 
through an extra-long serial register, charge delay register partitioned into quadrants A, B, C, and D. Each quadrant has 
30, that acts a register extension to the serial register 20. This 3s an image array area 1010 and a frame storage buffer 1020 
charge delay register 30 is at least twice as long as the serial that receives image data in the form of charge packets from 
register 20, so that when the clampisample correlated double the image array area 1010. 
sampling circuit 40 triggers on a charge Packet, the imme- In a preferred embodiment of the present invention, the 
diate neighbors of that charge packet are still in the charge CCD imager array 100 is a 512x512 pixel CCD imager that 
delay register 30 and can be measured. 4o is partitioned into four segments. In this preferred 
In this way, the present invention is able to reassemble embodiment, the array dimensions enable the present inven- 
charge from a single X-ray event, which was split across tion to utilize existing 44-pin packages, so as to reduce costs. 
multiple pixels, into a charged particle event subarray of Moreover, in the preferred embodiment, the array dimen- 
pixels. The reassembled charge from a single X-ray event sions of the image array area 1010 and the frame storage 
enables the present invention to recognize and reject charged 4s buffer 1020 are 256x256 pixels. 
particle events by their shape, which will be discussed in noted above, photoelectrons or charge packets from 
more detail below with respect to FIG. 3. the image array area 1010 are stored in the frame storage 
In the preferred embodiment discussed above and assum- buffer 1020 and then transferred row by row to a serial 
ing a 3x3 charged particle event subarray of pixels, the register 1030 for serial readout. 
charge delay register 30 must be at least 257 elements (a few so The first charge readout uses a floating-gate charge- 
extra elements should be included to accommodate for any sensing amplifier 1040. The floating-gate charge-sensing 
pipeline delays in the digital chip). In some instances, it may amplifier 1040 senses the charge associated with a pixel 
be desirable to accommodate a larger charged particle event capacitively. In this way, the charge is not actually trans- 
subarray size. For example, the use of a 5x5 charged particle ferred to the floating-gate charge-sensing amplifier 1040. 
event subarray would require the adding of another row’s 5s Thus, the present invention can noiselessly recover the 
worth of pixels to the charge delay register 30. At a fixed charge packet for further processing. 
pixel rate, the use of a 5x5 charged particle event subarrays The output of the floating-gate charge-sensing amplifier 
would reduce the event rate capacity by 2519 relative to a 1040 drives a clampisample correlated double sampling 
3x3 charged particle event subarrays. circuit whose sampler is simply a level discriminator. The 
When a charge packet reaches the end of the charge delay 60 level discriminator identifies each pixel that has an associ- 
register 30, control logic 49 causes either the charge packet ated charge level above a predetermined or programmable 
to be dumped (if the charge packet is not associated with a detection threshold. Each charge packet, regardless of its 
clampisample correlated double sampling circuit 40 level, is stored in and clocked through a charge delay register 
“trigger”) or to be steered to a charge FIFO buffer 50 to 1050 that acts a register extension to the serial register 1030. 
preserve it. 6s This charge delay register 1050 is at least twice as long as 
The charge FIFO buffer 50 is a serial CCD structure that the serial register 1030, so that when the clampisample 
accepts input packets asynchronously and delivers output correlated double sampling circuit triggers on a charge 
Thereafter, the charge packet is dumped at point. 
30 
US 6,917,041 B2 
7 8 
packet, the immediate neighbors of that charge packet are consisting of 32 event storage registers 300, 32 serial 
still in the charge delay register 1050 and can be measured. register 310 for serial readout, and 32 floating-gate event 
In the preferred embodiment discussed above and assum- detection amplifiers 315 that are connected 32 high-speed 
ing a 3x3 charged particle event subarray of pixels, the measurement chains, each with a threshold comparator 320, 
charge delay register 1050 must be at least 257 elements (a 5 for detecting events in the floating-gate amplifier video. The 
few extra elements should be included to accommodate for 32 high-speed measurement chains are located within the 
any pipeline delays in the digital chip). In some instances, it event finder chip 240 of FIG. 3. 
may be desirable to accommodate a larger charged particle The first charge readout uses the floating-gate event 
event subarray size. For example, the use of a 5x5 charged detection amplifiers 315. The floating-gate event detection 
particle event subarray would require the adding of another 10 amplifiers 315 senses the charge associated with a pixel 
row’s worth of pixels to the charge delay register 1050. At capacitively. In this way, the charge is not actually trans- 
a fixed pixel rate, the use of a 5x5 charged particle event ferred to the floating-gate event detection amplifiers 315. 
subarrays would reduce the event rate capacity by 2519 Thus, the present invention can noiselessly recover the 
relative to a 3x3 charged particle event subarrays. charge packet for further processing. 
When a charge packet reaches the end of the charge delay Each charge packet, regardless of its level, is stored in and 
register 1050, control logic 1060 causes either the charge clocked through a charge delay register 330 that acts a 
packet to be dumped (if the charge packet is not associated register extension to the serial register 310. This charge 
with a clampisample correlated double sampling circuit delay register 330 is at least twice as long as the serial 
“trigger”) or to be steered to a charge FIFO buffer 1070 to register 310, so that when the event finder chip triggers on 
preserve it. 2o a charge packet, the immediate neighbors of that charge 
The charge FIFO buffer 1070 is a serial CCD structure packet are still in the charge delay register 330 and can be 
that asynchronously accepts input packets and delivers out- measured. 
put packets synchronously. The charge FIFO buffer 1070 When a charge packet reaches the end of the charge delay 
functions analogously to a digital FIFO memory, allowing register 330, control logic 340 causes either the charge 
the present invention to transform a fast, “bursty”, low duty 2s packet to be dumped (if the charge packet is not associated 
cycle sequence of charge packets into a slow, regular, high with a trigger) or to be steered to a charge FIFO buffer 350 
duty cycle sequence. to preserve it. 
Since the output of the charge FIFO buffer 1070 is The charge FIFO buffer 350 is a serial CCD structure that 
synchronous, the pixels are read out even if there are no accepts input packets asynchronously and delivers output 
X-ray events present. These “empty” pixels provide a valu- 30 packets synchronously. The charge FIFO buffer 350 func- 
able measurement of the output bias of a floating-diffusion tions analogously to a digital FIFO memory, allowing the 
charge-sensing amplifier 1080. present invention to transform a fast, “bursty”, low duty 
At the end of the charge FIFO buffer 1070, the floating- cycle sequence of charge packets into a slow, regular, high 
diffusion charge-sensing amplifier 1080 carries out the final duty cycle sequence. 
measurement of the charge packet before the charge is Since the output of the charge FIFO buffer 350 is 
dumped at point 1090. In the preferred embodiment of the synchronous, the pixels are read out even if there are no 
present invention, this measurement is carried out on the X-ray events present. The output of the FIFO buffer 350 is 
CCD chip. received and stored in a spectroscopic serial register 360 for 
The floating-diffusion charge-sensing amplifier 1080 pro- 4o preparation to be fed to the spectroscopic measurement 
duces a voltage level with high precision based on the chain 260 of FIG. 3. 
measured charge level of the charge packet. Thereafter, the At the end of the charge FIFO buffer 1070, the floating- 
charge packet is dumped at point 1090. The voltage level is diffusion charge-sensing amplifier 1080 carries out the final 
then stored in one of two video buffers 110, 120 before the measurement of the charge packet before the charge is 
voltage signal is sent on for further processing and digiti- 4s dumped at point 1090. In the preferred embodiment of the 
zation. present invention, this measurement is carried out on the 
This embodiment further includes a field-programmable CCD chip. The floating-diffusion charge-sensing amplifier 
gate array 140, which orchestrates the CCD clock signals 1080 produces a voltage level with high precision based on 
and event discrimination logic. the measured charge level of the charge packet. 
The bookkeeping and memory chip 250 of FIG. 3 is a 
(256 Megapixel) CCD imager 200 designed for a readout digital chip that keeps track of the neighborhoods of events 
rate of 1 Gpixelisec and a pixel rate of 512 kpixelisec. The and identifies the pixels stored in the event storage registers. 
16 k by 16 k CCD imager 200 is divided into four quadrants. The bookkeeping and memory chip 250 of FIG. 3 includes 
Each quadrant has an 8192x8192 pixel CCD imager 210 and working storage for the bookkeeping process. 
an 8192x8192 pixel frame storage buffer 220. Moreover, 5s The support system further includes four clamp, 
each quadrant has 32 event storage registers 230. Each event deintegrate, integrate correlated double sampler circuits, one 
storage register 230 has its own floating-gate event detection for each video output from 16 k by 16 k CCD imager 200. 
amplifier and is capable of storing 1024 pixels. The floating- These four clamp, deintegrate, integrate correlated double 
gate event detection amplifiers are connected to an event sampler circuits share a single 12-bit charge divisionhalog 
finder chip 240. Abookkeeping chip 250 and a spectroscopic 60 to Digital Conversion (ADC) circuit. 
measurement chip 260. Each Will be discussed below in Digital processing keeps track of the relationship between 
more detail with respect to FIG. 4. synchronization and discrimination signals from the focal 
The imager chip 2000 also has several thousand CMOS plane and the ADC output; attaching pixel coordinates to 
gates and flip-flops to control and sequence its 700 inde- pixel amplitudes and presenting a clean interface to an 
pendent clock signals. 65 external system. If biases outside the range 0-3.3 V are 
FIG. 4 shows in more detail the support electronics for required, the present invention can generate the biases with 
each quadrant. Each quadrant has its own support system charge pumps or flyback circuits. 
3s 
FIG. 3 shows an imager chip 2000 having a 16 k by 16 k so 
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The power for a quadrant is estimated to be: 
Event Detector 400 mW 
Bookkeeper 250 mW 
Memory 100 mW 
On chip amplifiers 10 mW 
On chip logic 10 mW 
770 mW 
Thus, the grand total power for the four quadrants is about 
2.3W. Moreover, despite the huge pixel rate, clocks are of 
reasonable speed. In this preferred embodiment, the fast 
clock is 32 MHz, but the bulk of the logic switches are 
clocked at Y4 this rate. 
It is noted that a CMOS Active Pixel Sensor, comparable 
to the event-driven CCD embodiment illustrated in FIGS. 3 
and 4, would require about 10 billion transistors. Such a 
CMOS Active Pixel Sensor would run hot, and therefore, 
have very poor performance. More specifically, a CMOS 
Active Pixel Sensor requires a few nano-Joules per pixel of 
dissipation in the array, so a Gpixelisec CMOS Active Pixel 
Sensor would dissipate several watts of heat on the imager 
chip. Since silicon detector performance is severely 
degraded by elevated temperature, this would be a serious 
problem. In contrast, the Gpixelisec event-driven CCD of 
the present invention runs cool as only about 80 mW of its 
heat dissipation is on the imager chip itself. 
In Table 1 below, the relevant specifications and operating 
characteristics of a conventional CMOS Active Pixel Sen- 
sors is compared with those of the event-driven CCD array 
according to the concepts of the present invention. It is noted 
that for every performance characteristic except for raw 
frame and pixel rate, the event-driven CCD array according 
to the concepts of the present invention is markedly superior, 
and the event-driven CCD array requires no more power 
than the conventional CMOS Active Pixel Sensor device. 
TABLE 1 
Conventional CMOS Event-Driven 
PERFORMANCE Active Pixel Sensor X-Ray 
CHARACTERISITICS PB-0720 PB-1024 CCD Array 
Optical Fill Factor 
Differential Nonlinearity 
Integral Nonlinearity 
Pixel Rate (Mpixisec) 
Frame Rate (Frameisec) 
Approximate Depletion 
Depth (microns) 
X-ray Photopeak QE 
(Calculated @ 4 keV) 
Readout Noise (e-) 
Power Comsumption (mW) 
23% 
0.10% 
0.30% 
5s 
60 
0.4 
-4% 
100 
<2so 
60% >90% 
Not Available <0.01% 
Not Available <0.01% 
66 26 
so0 100 
0.4 40 
-4% 93% 
so 1 to 3 
<loo <loo 
While the CCD segment of the present invention may be 
any conventional frame transfer CCD, the preferred embodi- 
ment of the present invention contemplates using the frame 
transfer CCD, CCID-20, developed by The Massachusetts 
Institute of Technology’s Lincoln Laboratory. 
FIG. 5 illustrates an example of a floating-diffusion ampli- 
fier 500 utilized by the present invention. The charge is 
collected at charge-collection diode 510 in substrate 515 
where it is destructively sensed or measured. In this floating- 
diffusion amplifier 500, kTC noise is introduced by the reset. 
Moreover, the floating-diffusion amplifier 500 realizes a 
readout noise of -1 electron rms at 100 kHz, thereby 
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providing a low noise, high performance floating-diffusion 
amplifier. In the preferred embodiment of the present 
invention, the floating-diffusion amplifier is identical to the 
output stage used in the above noted CCID-20. 
FIG. 6 illustrates an example of a floating-gate amplifier 
600 utilized by the present invention and which is necessary 
for the non-destructive readout of the discrimination charge. 
As illustrated in FIG. 6, the charge is capacitively sensed at 
point 610 of the substrate 615. This floating-gate amplifier 
600 has no kTC noise. The charge can be repeatedly 
transferred and sampled without destruction. Lastly, the 
floating-gate amplifier 600 realizes a readout noise of -7 
electron rms at 100 kHz. 
As noted above, conventional X-ray sensors suffer from 
low pixel rates, which cause pileup in high throughout 
imaging spectrometers. The fundamental assumption under- 
lying imaging spectroscopy with the photon-counting X-ray 
CCD is that each detected event is produced by exactly one 
X-ray photon. If this assumption is violated, the spectrum 
inferred from the detector will be in error. The condition that 
a given event is produced by more than one incident photon 
is called pileup. 
Pileup occurs whenever there is a substantial probability 
that two or more photons interact sufficiently close together 
in the detector, within a single frametime, so that the 
resulting event appears to be the result of a single photon (or 
of a charged particle). The probability of pileup thus varies 
in proportion to the source flux and to the frametime. For any 
given imaging system, the pileup probability also increases 
with the effective area and the sharpness of the point 
response function. By allowing substantial reductions in 
frametime, the event-driven X-ray CDD of the present 
invention allows much brighter sources to be observed 
without pileup. 
In practice, pileup induces significant spectral distortions 
when the probability that a single photon will interact in one 
pixel exceeds 1%. For imaging systems, pileup probability 
is maximized in observations of point sources, and is worst 
at the center of the imaging point response function. 
Defining the product of the system effective area and the 
maximum encircled energy fraction in a single pixel as the 
peak effective area Ae~peak=Asystem~Epinel, th  peak source 
flux amax that can be observed without pileup is: 
~ ~ . x = l o ~ z i ( A = ~ ~ . . * * ~ ~  
where Tf is the frametime and a m a x  is expressed as a 
photon flux. 
Clearly, pileup is of greatest concern for systems with 
large effective area and high-resolution point-response func- 
tions. The factor of -100 reduction in frametime provided by 
the event-driven CCD of the present invention provides a 
factor of -100 increase in source flux that can be observed 
without pileup. This increased dynamic range is especially 
important for studies of bright transients, such as gamma ray 
burst sources. 
In conventional X-ray CCDs, each image pixel is filtered, 
amplified, and digitized. Photons are detected by examining 
the digital result. The filtering, amplification and digitization 
must be done with low noise (e3 e- RMS), high linearity 
circuitry to achieve the fidelity required for Fano noise 
limited spectroscopy. The fidelity requirements drive the 
power budget. 
In the present invention, the photon detection step does 
not require this fidelity because when utilizing the concepts 
of the present invention there is a large gap between the 
minimum detectable charge and the minimum charge a 
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photon can deposit. For example, if the FGA readout noise 
is 15 e- and the detection threshold is set at 60 e- (220 eV), 
the rate of false detections is only 0.003% per pixel pro- 
cessed. This is an acceptable rate, since these can be 
recognized and rejected in later processing. 
In the present invention, since the noise is only about half 
this much, false events due to discriminator noise are 
effectively non-existent. More specifically, in the present 
invention, the discrimination noise is 7 e- RMS, which takes 
~ 0 . 1 %  of the energy of high fidelity digitization to 3 e- 
RMS. Thus, the present invention can inexpensively elimi- 
nate >99.6% of all pixels from consideration, digitizing only 
the remaining 0.4%. This dramatically reduces the require- 
ments upon the power budget. 
It is noted that clock power is also a problem for con- 
ventional X-ray CCD systems even though it is a small part 
of the power budget, because the peak clock power (required 
during frame transfer) is very large (as much as several watts 
per CCD chip). One difficulty is that clock power surges 
cause power supplies to sag, which in turn causes systematic 
variations in the video bias level. 
In the preferred embodiment of the present invention, the 
peak clock power is reduced as compared to conventional 
X-ray CCD systems by: 1) lowering the gate capacitance of 
the present invention as compared to conventional X-ray 
CCD systems because the pixels and gate overlaps of the 
present invention are smaller by as much as 7.5 times 
smaller; 2) utilizing fewer pixels in the present invention as 
compared to conventional X-ray CCD systems (512x512 v. 
1024x1024) and thus as much as four times fewer pixels 
need to be clocked; and 3) using smaller clock swings in the 
present invention as compared to conventional X-ray CCD 
systems (3.3V v lOV). 
Thus, the present invention can realize as much as a five 
thousand times reduction in energy required per frame. This 
reduction in energy required per frame realized by the 
present invention has two positive effects. First, the present 
invention can run at a frame rate over 300 times greater than 
that of conventional X-ray CCD systems while using less 
clock power. Secondly, since the frame transfer energy of the 
present invention is -30 pJ, peak power is not an issue 
because this energy is small compared to the energy capacity 
of a reasonable bypass capacitor, causing power supply sag 
to be negligible, so the video bias will be constant. In other 
words, from a system point of view, the event-driven X-ray 
CCD device of the present invention is a constant power 
device. 
Most of the radiation damage to a CCD in earth orbit 
results from energetic protons displacing silicon-atoms in 
the substrate. The process creates interstitial atoms and 
vacancies, which can diffuse and form stable associations 
with impurities and other defects. This introduces electron 
traps in the buried channel of the CCD, degrading its transfer 
efficiency. 
There are two distinct components of the space proton 
flux that can cause damage in the CCD. One of the com- 
ponents is very low energy protons associated with the 
radiation belts. This component is extremely harmful once it 
hits the CCD. Fortunately, though, the CCD can be easily 
shielded by a thin layer of material. 
The other component is comprised of solar flare protons 
with energies of tens of MeV. The characteristic damage 
caused by this type of radiation is the P-V trap. The P-V trap 
results from a vacancy tied to a phosphorus atom (a dopant 
species used to form the buried channel), which has an 
energy level about 0.42 eV below the conduction band. The 
P-V trap has an assumed emission time of 0.08 ms at 0" C. 
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The structure most susceptible to radiation damage in the 
present invention is the serial register, with its associated 
charge delay line, which undergoes the largest number of 
transfers. For a serial clock frequency (fsc) of -7 MHz, the 
period of charge transfer is about 0.15 ps, more than 2 orders 
of magnitude smaller than the P-V trap emission time. Thus, 
once filled, a trap will remain filled for a very long time on 
the clock frequency time scale. This condition means that 
the effect of a P-V trap is relatively benign for -10" C. This 
condition also holds for the fast parallel transfer from the 
image section to the frame store section, since this clock 
frequency can be made faster than 0.5 MHz. 
On the other hand, the P-V trap emission time may be 
close to the clocking period of the frame section transfer to 
serial register (0.04 ms). This transfer could be noticeably 
affected by radiation damage. However, since this section in 
the preferred embodiment of the present invention is quite 
short (only 256 pixels), the present invention can tolerate 
more than an order of magnitude of CTI degradation from 
the typical pre-irradiation value of 5 ~ 1 0 - ~ .  
In addition, it is known to introduce narrow troughs into 
the parallel transfer channels to significantly reduce CTI 
degradation under irradiation, and thus the present 
invention, in its preferred embodiment, utilizes narrow 
troughs in the parallel transfer channels to significantly 
reduce CTI degradation. 
Moreover, it is known that a charge injection technique 
can also be very effective in reducing the radiation damage 
effects. Thus, the present invention, in the preferred embodi- 
ment thereof, includes an input diode in the event-driven 
X-ray CCD device so that the harmful effects of electron 
traps in the transfer channel can be suppressed. 
Lastly, since the serial register of the event-driven X-ray 
CCD of the present invention is so small, it is very easy to 
shield the serial register to the level of 20 g cm-' with an 
additional mass of only -100 mg. 
In the preferred embodiment of the present invention, the 
CMOS X-ray CCD is fabricated in silicon on insulator 
(SOI). The SO1 comprises a thin (-50 nm) layer of silicon 
separated from the support wafer by a buried SiO, layer, 
while the CCD is fabricated in the support or handle wafer. 
Such an approach offers lower parasitic capacitances and 
thus a higher speed-power product for the logic and allows 
integration of CMOS control and timing logic and even A/D 
converters onto a CCD sensor with minimal power dissipa- 
tion. Furthermore, the logic is electrically decoupled from 
the substrate, allowing complete freedom in choosing the 
substrate material. 
This fabrication process supports feature sizes down to 
about 0.25 pm, which are compatible with X-ray detectors. 
This compatibility enables the fabrication of CCDs with 
pixel sizes of 2 pm or less, as well as charge-detection 
circuits, which are more sensitive and exhibit higher band- 
width than conventional fabrication processes. In addition, 
the fabrication process allows the use of high-resistivity 
silicon substrates for deep depletion. 
Moreover, in conventional fabrication processes, there is 
a risk of slip dislocation arising in the utilized high priority 
float-zone silicon. Such dislocations arise from thermal 
stresses during high temperature processing. However, since 
the fabrication process utilized in fabricating the preferred 
embodiment of the present invention uses rapid thermal 
annealing (RTA), no significant amount of slip or other 
adverse affects are realized. 
The gate structure of the 2 pm pixel CCD, used in the 
preferred embodiment of the present invention, utilizes a 
four-phase clocking design scheme and is implemented in 
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two layers of polysilicon. The four-phase design maximizes 
the depletion depth of the device, since 3 out of 4 clocks can 
be held high during the integration period. 
The radiation hardness of the CCD, used by the present 
invention and fabricated as discussed above, is comparable s 
to conventional CCDs. The CCD of the present invention 
uses gate and field-oxide dielectrics that are one-half to 
one-third the thickness of conventional CCDs. This reduced 
thickness in the gate and field-oxide dielectrics provides 
greater hardness to the ionizing radiation damage that causes i o  tions and changes all as set forth in the following claims. 
gate threshold-voltage shifts. 
risk ground testing; 4) reduces power requirements so as to 
lower satellite costs and reduce viewing angle constraints; 
and 5) utilizes small pixels to facilitate shorter focal length 
optics and enhance polarization sensitivity. 
While various examples and embodiments of the present 
invention have been shown and described, it will be appre- 
ciated by those skilled in the art that the spirit and scope of 
the present invention are not limited to the specific descrip- 
tion and drawings herein, but extend to various modifica- 
What is claimed is: 
1. An imaging apparatus, comprising: With respect to displacement damage from protons and 
present invention are very narrow, confining the charge 
Packets to widths of less than 1 pm much like a very narrow 15 
for minimizing charge-trapping effects. 
Another factor enhancing the hardness of the event-driven 
CCD of the present invention is the present invention’s 
invention can be used at higher temperatures with minimal 
impact from dark current compared to the slower devices of 
conventional CCDs. This enables device operations at tem- 
peratures that are more favorable for minimizing the trap- 
ping effects of proton-induced defects. 
The present invention can be utilized to enable high- 
energy astrophysics studies. For example, the present inven- 
tion can use in conjunction with X-ray Interferometry to 
achieve parcsecond resolution. 
X-ray polarimetry. For example, the present invention can 
be used to measure the polarization of the incoming 
irradiation, which would enable the study of galactic X-ray 
other heavy particles, the individual CCD channels of the a CCD imager having a plurality of pixels, each pixel 
producing a charge packet having a charge level in 
proportional to a level of radiation incident thereupon; 
CCD imager, to detect when a charge packet associated 
with a pixel has a charge level that exceeds a prede- 
termined threshold; and 
levels, the converted charge packets being associated 
with a subarray of pixels centered upon a pixel having 
a charge packet with a charge level that said charge 
detection circuit has detected as exceeding said prede- 
2, The imaging apparatus as claimed in claim 1, wherein 
a floating-gate charge-sensing amplifier; and 
trough Or notch. Such tight confinement is a charge detection circuit, operatively connected to said 
to ‘perate at faster frame rates. Thus, the present ’O a conversion circuit to convert charge packets into voltage 
” termined threshold. 
said charge detection circuit comprises: 
Furthermore, the present invention can be utilized with 30 a clamp/sample circuit, Opera- 
tively connected to said floating-gate charge-sensing 
amplifier, to identify each pixel having a charge packet 
exceeding said predetermined threshold. 
transients and black hole candidates; pulsars and low mass 3. The imaging apparatus as in 2, wherein 
binaries; relativistic jets in BL L~~ objects; and 3s said floating-gate charge-sensing amplifier senses the charge 
polarization in disks and jets of active galactic nuclei. 
that a examine a wide field filled with sparse star and 
satellite images. These images are mostly confined to a few 
neighboring pixels, as is also the case for an X-ray CCD 40 
sensor. Moreover, it is often required to find the centroid of 
packet capacitively. 
said charge detection circuit noiselessly recovers the charge 
packet Of the pixel for further processing. 
5 .  The imaging apparatus as claimed in claim 1, wherein 
said predetermined 
Lastly, space surveillance from space satellites requires 4. The imaging apparatus as claimed in claim 1, wherein 
is programmable. 
the several neighboring pixels that contain satellite image 
data, and to observe data for a number of frames so that 
6. The imaging apparatus as claimed in claim 1, wherein 
said subarray Of pixels is a 3x3 subarray centered On the 
in 1, wherein 
said subarray Of pixels is a 5x5 subarray centered On the 
in 1, wherein 
the dimensions of said subarray of Pixels are Programmable. 
in 1, wherein 
accurate satellite tracks can be developed. detected pixel. 
The event-driven CCD of the present invention facilitates 45 7. The imaging apparatus as 
the elimination of the dark background from the sparse star 
greatly reduced, while low noise detection of the fringe 
pixels can be accomplished to assure accurate centroiding. 
The low noise and room temperature operation of such 50 
and satellite data so that the power of the system can be detected pixel. 
8. The imaging apparatus as 
9. The imaging apparatus as 
sensor is important for small satellite use. said CCD imager is an X-ray CCD imager. 
In summary, the event driven CCD of the present inven- 
compared to conventional devices, and the speed the event 
10. The imaging apparatus as claimed in claim 1, wherein 
tion enables dramatically reduced power requirements as 
driven CCD of the present invention is greater as compared 5s 
to conventional devices because the event driven CCD of the 
the dimensions Of said pixels Of said CCD imager are 
pmx2 pm. 
ll. The imaging apparatus as in 1, wherein 
the dimensions Of said pixels Of said CCD imager are 1.5 
present invention only digitizes pixels with useful photon 
information in them. In other words, the event driven CCD 
of the present invention detects only those pixels with charge 
exceeding a programmable level or threshold, while digi- 60 
tizing a 3x3 or 5x5 pixel subarray centered on the detected 
pixel. 
Moreover, the event-driven CCD of the present invention: 
1) utilizes high pixel rates to reduce pileup in high through- 
out imaging spectrometers; 2) reduces detector cost to 65 
enable affordability of large focal planes; 3) operates at near 
room temperature to reduce thermal system cost and lower 
pmx1.5 pm. 
12. An imaging apparatus, comprising: 
a CCD imager having a Plurality of Pixels, each Pixel 
Producing a charge Packet having a charge level in 
proportional to a level of radiation incident thereupon; 
a charge detection circuit, operatively connected to said 
CCD imager, to detect when a charge packet associated 
with a pixel has a charge level that exceeds a prede- 
termined threshold; 
a conversion circuit to convert charge packets into voltage 
levels, the converted charge packets being associated 
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with a subarray of pixels centered upon a pixel having 
a charge packet with a charge level that said charge 
detection circuit has detected as exceeding said prede- 
termined threshold; 
a charge measuring circuit to measure the charge in the 
charge packet that said charge detection circuit has 
detected as exceeding said predetermined threshold and 
in charge packets associated with neighboring pixels; 
a shape determination circuit to determine a shape of the 
charged particle event based on the charge measured by 
said charge measuring circuit; and 
a characterization circuit to characterize charge packets 
associated with a charged particle event as either 
rejected charge packets or a non-rejected charge pack- 
ets based upon charged particle event’s determined 
shape; 
said conversion circuit converting non-rejected charge 
packets into voltage levels. 
13. An imaging apparatus, comprising: 
a CCD imager having a plurality of pixels, each pixel 
producing a charge packet having a charge level in 
proportional to a level of radiation incident thereupon; 
a charge detection circuit, operatively connected to said 
CCD imager, to detect when a charge packet associated 
with a pixel has a charge level that exceeds a prede- 
termined threshold; 
a conversion circuit to convert charge packets into voltage 
levels, the converted charge packets being associated 
with a subarray of pixels centered upon a pixel having 
a charge packet with a charge level that said charge 
detection circuit has detected as exceeding said prede- 
termined threshold; 
a charge measuring circuit to measure the charge in the 
charge packet that said charge detection circuit has 
detected as exceeding said predetermined threshold and 
in charge packets associated with neighboring pixels; 
a shape determination circuit to determine a shape of the 
charged particle event based on the charge measured by 
said charge measuring circuit; 
a characterization circuit to characterize charge packets 
associated with a charged particle event as either 
rejected charge packets or a non-rejected charge pack- 
ets based upon charged particle event’s determined 
shape; 
a frame storage area to store charge packets from said 
CCD imager; 
a serial register to store the charge packets transferred 
thereto row by row from said frame storage area; 
a charge delay circuit to store charge packets read out 
from said serial register; and 
a buffer to store charge packets that said characterization 
circuit has characterized as non-rejected charge pack- 
ets; 
said buffer synchronously feeding the stored charge pack- 
ets to said conversion circuit; 
said conversion circuit converting the non-rejected charge 
packets from said buffer into voltage levels. 
14. The imaging apparatus as claimed in claim 13, 
wherein said conversion circuit is a floating-diffusion 
charge-sensing amplifier. 
15. The imaging apparatus as claimed in claim 14, further 
comprising: 
a clampideintegrateiintegrate correlated double sampler, 
operatively connected to said conversion circuit; and 
a high linearity analog to digital conversion circuit. 
16 
16. A method of imaging, comprising: 
(a) producing a charge packet having a charge level in 
proportional to a level of radiation incident upon a pixel 
of a CCD imager having a plurality of pixels; 
(b) detecting when a charge level of a charge packet 
associated with a pixel exceeds a predetermined thresh- 
old; and 
(c) converting charge packets into voltage levels, the 
converted charge packets being associated with a sub- 
array of pixels centered upon a pixel having a charge 
packet with a charge level that has been detected as 
exceeding the predetermined threshold. 
17. The method as claimed in claim 16, wherein said 
detection noiselessly recovers the charge packet of the pixel 
for further processing. 
18. The method as claimed in claim 16, further compris- 
ing: 
(d) measuring the charge levels in the charge packets of 
the pixel that has been detected as exceeding the 
predetermined threshold and the pixels neighboring 
therewith, the charge packets of the pixel that has been 
detected as exceeding the predetermined threshold and 
the pixels neighboring therewith representing a charged 
(e) determining a shape of a charged particle event based 
on the measured charge levels in the charge packets of 
the pixel that has been detected as exceeding the 
predetermined threshold and the pixels neighboring 
(0 characterizing charge packets associated with a 
charged particle event as either rejected charge packets 
or a non-rejected charge packets based upon charged 
particle event’s determined shape such that only the 
non-rejected charge packets are converted into voltage 
levels. 
19. The method as claimed in claim 16, further compris- 
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(d) measuring the charge levels in the charge packets of 
the pixel that has been detected as exceeding the 
predetermined threshold and the pixels neighboring 
therewith, the charge packets of the pixel that has been 
detected as exceeding the predetermined threshold and 
the pixels neighboring therewith representing a charged 
particle event; 
(e) determining a shape of a charged particle event based 
on the measured charge levels in the charge packets of 
the pixel that has been detected as exceeding the 
predetermined threshold and the pixels neighboring 
therewith, and 
(0 characterizing charge packets associated with a 
charged particle event as either rejected charge packets 
or a non-rejected charge packets based upon charged 
particle event’s determined shape; 
(g) storing, in a frame buffer, charge packets from the 
CCD imager; 
(h) storing, in a serial register, the charge packets trans- 
ferred thereto row by row from the frame buffer; 
(i) storing, in a delay buffer, charge packets read out from 
the serial register; 
(j) storing, in a buffer, charge packets that have been 
characterized as non-rejected charge packets such that 
only the non-rejected charge packets stored in the 
buffer are converted into voltage levels. 
20. The method as claimed in claim 19, further compris- 
ing: 
US 6,917,041 B2 
17 18 
(k) highly linearly converting the voltages levels to a 
21. The method as claimed in claim 16, wherein the 
predetermined threshold is programmable. threshold; 
22. The method as claimed in claim 16, wherein the 5 
subarray of pixels is a 3x3 subarray of pixels centered on the 
exceeding the predetermined threshold. 
16, wherein the 
subarray of pixels is a 5x5 subarray of pixels centered on the 10 detection of fringe pixels, 
pixel having a charge packet with a charge level detected as 
exceeding the predetermined threshold. 
16, wherein the 
dimensions of the subarray of pixels are programmable. 
boring pixels that contain satellite image data using event 
driven imaging, comprising: 
(a) producing a set of pixels of satellite image data, each 
Pixel having a charge Packet, the charge Packet having 
a charge level in ProPortional to a level of radiation 2o dimensions of each subarray of pixels are programmable. 
incident upon a pixel of a CCD imager; 
(b) detecting when the charge level of a charge packet 
associated with a pixel exceeds a predetermined thresh- 
old; 
(c) forming subarrays of pixels, each subarray of pixels 
being centered upon the pixel having a charge packet 
with a charge level exceeding the predetermined 
(d) eliminating, from the produced set of pixels, pixels not 
digital value. 
associated with a formed subarray; and 
pixel having a charge packet with a charge level detected as (.) determining a centroid for each subarray of pixels, 
26. The method as claimed in claim 25, wherein the 
dimensions of the subarray of pixels are set so as to enable 
2,, The method as claimed in claim 26, wherein each 
subarray of pixels is a 3x3 subarray of pixels centered on the 
pixel having a charge packet with a charge level detected as 
exceeding the predetermined threshold, 
28, The method as claimed in claim 26, wherein each 
subarray of pixels is a 5x5 subarray of pixels centered on the 
pixel having a charge packet with a charge level detected as 
exceeding the predetermined threshold, 
29. The method as claimed in claim 26, wherein the 
30. The method as claimed in claim 25, wherein the 
23. The method as in 
24. The method as 
25. A method of finding of a centroid of several neigh- 15 
in 
predetermined threshold is programmable. 
* * * * *  
